Newsletters   Subscriptions  Forums  Store   Career  Media Kit  About Us  Contact  Search   Home 
tug
Volume 2, Number 37 -- October 6, 2005

IBM Uses Quad-Core Package to Boost Power5+ Performance


by Timothy Prickett Morgan


It's the first week in October, and that is one of the traditional times for IBM to inject its latest Power processor technology into its Unix-based server lines and chase a little competitive money in the final quarter of the year. With the Power5+ processor announcements this week, IBM is following on its tradition of beefing up its iron, to be sure. But like other server makers these days, IBM's approach to rolling out new processors is just as focused on keeping the electricity usage and heat dissipation to a minimum while driving up the performance it can deliver in a particular machine's form factor.

Way back in 2002 and 2003, when Big Blue was talking up the roadmap for the 64-bit Power processors and was gloating quite a bit that it had dual-core chips in the market for years and no one else was even there yet, the company said it expected to have the Power5+ processors out the door in late 2005 or early 2006 using a 90-nanometer chip-making process and that clock speeds would be in the 2 GHz to 3 GHz range. These are the same roadmaps that showed IBM hitting as high as 6 GHz with the Power6 family of chips, which will come after the Power5+ chips that were announced this week have been sold for a little more than a year. Then, as the years went by, IBM took the clock speeds off the roadmaps. And with good reason. Because the need for clock speed is being replaced by the need to keep servers within very precise thermal envelopes. Customers indeed want more processing power, but they just can't take another couple hundred watts to get it.

And to that end, IBM has decided to make use of the 37 percent shrink in die size with the Power5+ chips to do clever things with packaging that will allow customers pack a lot more oomph in their pSeries Unix and OpenPower Linux servers. IBM's approach is, in one case, very similar to that which rival Hewlett-Packard took to make the dual-core PA-8700+ and Itanium mx2 dual-core modules, as well as the techniques that Intel hurried to market to turn its smaller single-core chips into quick-and-dirty, dual-core, single-socket processors.

Specifically, IBM has a new Power5+ dual-core module (DCM) that runs at 1.9 GHz, which is up from the 1.5 GHz and 1.65 GHz clock speeds delivered in the Power5 generation last year. This DCM has, as the name suggests, two processor cores and the L2 caches as well as L3 cache (where it is available) all put inside a single piece of ceramic that plugs into a single socket on a motherboard. This version of the Power5+ chip is smaller and cooler, which means IBM can crank the clock speed up a little bit; the exact wattages and relative performance figures for the 1.9 GHz Power5+ compared to the 1.65 GHz Power5 chip were not available at press time. This Power5+ DCM almost certainly has the same or lower electricity needs and heat dissipation than the Power5 chips it replaces in the entry and midrange of the pSeries line.

The new--and somewhat unexpected--addition to the Power chip family with the Power5+ launch is a new Quad Core Module (QCM), which puts four Power5+ cores running at a slower 1.5 GHz on a single piece of ceramic and plugging into a single "Squadron" server socket on the motherboards where IBM is initially supporting it. This QCM is akin to what HP and Intel did to bootstrap dual-core, single-socket chips, but IBM--being something of a showoff these days when it comes to processor performance, chip-making processes, and chip packaging--has gone one step further and pulled the same trick with dual-core Power5+ chips.


The new Power5+ processors are being rolled out in IBM's entry, single-socket p5 520+ and midrange, two-socket p5 550+ and p5 550Q servers. According to Jeff Howard, program director at IBM's Systems and Technology Group with responsibility for the pSeries line, the bigger midrange p5 570 Squadron boxes (which scale from 2 to 16 cores) and the p5 590 and 595 (which scale up to 32 and 64 cores) will not get the Power5+ processors until some time in 2006. The iSeries server line, which runs IBM's proprietary i5/OS (formerly OS/400) operating system as well as AIX and Linux in logical partitions, will not get the Power5+ processors until next year, either. Exactly when is unclear, of course, and IBM likes it that way. (March is a wonderful time to do server announcements, and so is May--particularly if Intel plans to get its dual-core "Montecito" Itanium chips out the door in the spring.)

The first machine to get the new 1.9 GHz Power5+ DCM chip is the p5 520+, a single-socket machine. This box comes in tower and 4U rack configurations, and the DCM has 36 GB of L3 cache in the module (but not on the Power5+ core itself). Because IBM is switching to DDR2 main memory, the p5 520+ can have twice the main memory as the Power5 version, which in this case means 32 GB. The server has eight drive bays that can accommodate up to 2.4 TB of disk capacity, and comes with a single GX I/O bus. Customers who want to support more disk drawers can add a second GX I/O bus to support a Remote I/O (RIO) drawer or a 4X InfiniBand fabric interface for clustered database or high-performance computing environments. With a maximum of four RIO drawers, the p5 520+ can hold 16.8 TB of disk capacity, which is a lot of storage for a two-core server. The p5 520+ has three media bays, one 266 MHz PCI-X slot, four slower PCI-X slots, and two Gigabit Ethernet ports. Customers can buy a version of the machine with either one or both of the Power5+ cores activated. A preconfigured p5 520+ Express version of the server has two cores activated, 2 GB of main memory, two 73.4 GB, 10K RPM disks, and a no-charge activation of the second processor for $16,103.

The p5 550+ has been more heavily re-engineered for this announcement than the p5 520+. The motherboard used in the p5 550+, which uses the DCMs, and the p5 550Q, which uses the QCMs, has a new I/O planar board that has half the latency in I/O performance as the board used in the original p5 550 announced last summer. The motherboard also supports DDR2 main memory, which doubles the maximum capacity of this two-socket server to 64 GB. Like the p5 520+, the p5 550+ and p5 550Q have eight hot-swap drive slots, three media bays, one 266 MHz PCI-X slot, four slower PCI-X slots, and two Gigabit Ethernet ports. It comes with two GX I/O buses by default, and it crams this all into a 4U, rack-mounted form factor. The p5 550+ machine comes with either two or four Power5+ cores activated at 1.9 GHz (and uses the Power5+ DCM), plus 2 GB of main memory per core, two 73.4 GB disks, and a spare processor activation (aimed mostly at running Linux). There is 36 MB of L3 cache on the DCM. With four 1.9 GHz cores activated, 8 GB of main memory, and the two disks, the p5 550+ costs $22,966.

Customers who need a little extra oomph can go for the p5 550Q model with the QCMs and pack as many as eight 1.5 GHz cores (and 16 threads thanks to the Power5 chip and Power5+ chip supporting simultaneous multithreading) into a 4U form factor. (Just how much extra computing this results in remains unclear, but my first-pass guess is that the p5 550Q delivers about 30% more performance than the p5 550+ with all four cores activated.) With four cores activated, 8 GB of main memory, two 73.4 GB disks, and two no-charge processor activations, the p5 550Q costs $21,713; with eight cores and 16 GB of memory, the machine costs $37,428.

The p5 520+, p5 550+, and p5 550Q machines all support AIX 5L 5.2 and 5.3 (but you will want the latter if you want SMT and dynamic logical partitioning). IBM also supports Linuxes from Red Hat and Novell on the machines--specifically, Red Hat Enterprise Linux AS 4 for Power and SUSE Linux Enterprise Server 9 for Power. These machines will also be sold in so-called OpenPower editions, where IBM only allows Linux to be installed on the machines and cuts the prices. They will be available on October 14.

In addition to the new Power5+ machines, IBM is also delivering its first 1U Power5 machine, the p5 505. Last year, IBM delivered a skinny Power5-based p5 510 server in a 2U form factor, but has squeezed the machine down by half to create the p5 505 rack-mounted server. (You are probably thinking: Why not deliver the Power5+ chip running at 1.9 GHz in this machine, too? Why isn't it a p5 505+, right? That's a good question, and eventually, when Power5+ yields are up, I expect the answer will be, "Now, it is.") The p5 505 uses the 1.5 GHz and 1.65 GHz Power5 DCMs, which have 36 MB of L3 cache shared between the cores.) The main memory in the server expands up to 32 GB, and it comes with two hot-swap disk bays, two PCI-X slots, a media bay for a DVD ROM or RAM drive. With a single 1.65 GHz Power5 core, 1 GB of main memory, one 73.4 GB disk drive, and a freebie processor activation, the p5 505 costs $3,750; with two 1.5 GHz cores and 2 GB of main memory, the machine costs $4,920; and jacking the two cores up to 1.65 GHz pumps the price up to $5,750.

IBM is also announcing this week that on October 14 it will begin shipping the eight-socket, 16-core version of the p5 575, which uses 1.5 GHz Power5 processors, as it promised it would earlier this year. You might be thinking, if there is a p5 550Q, why would anyone want this machine? Main memory and I/O bandwidth. The p5 570 in the 16-core configuration has main memory that is four times larger--up to 256 GB--and nearly 100 Gbit/sec of I/O bandwidth. IBM reckons it can sustain 87.3 gigaflops of peak number-crunching performance on the Linpack HPC benchmark. IBM can lash up to 128 of these machines together to create a 2,048 processor complex which would deliver over 11 teraflops of computing power.

Sponsored By
FREEBSD

Free Unix!
It Is, With FreeBSD

FreeBSD is an advanced OS for X86 and X64, Alpha/AXP, IA-64, PC-98, and Sparc architectures. Its features include advanced networking, security, and compatibility, and it's an ideal Internet or Intranet server. Best of all, FreeBSD is free!

FreeBSD needs your help.
If you can make improvements, submit your changes to the FreeBSD Project.

Email bod@FreeBSDFoundation.org or
visit FreeBSD.org for more information.


Editor: Timothy Prickett Morgan
Contributing Editors: Dan Burger, Joe Hertvik, Kevin Vandever,
Shannon O'Donnell, Victor Rozek, Hesh Wiener, Alex Woodie
Publisher and Advertising Director: Jenny Thomas
Advertising Sales Representative: Kim Reed
Contact the Editors: To contact anyone on the IT Jungle Team
Go to our contacts page and send us a message.


THIS ISSUE
SPONSORED BY:

FreeBSD
Roaring Penguin
OpenSolaris
Egenera
Open Systems


The Unix Guardian

BACK ISSUES

TABLE OF
CONTENTS
IBM Uses Quad-Core Package to Boost Power5+ Performance

Sun and Google: What's the Big Deal?

SCO Pushed to a Loss in Q3 as Unix Sales Slip

Mad Dog 21/21: New Moth

But Wait, There's More


The Four Hundred
IBM Raises the Curtain a Little on Future Power Chips, i5/OS V5R4

IDC Quantifies the iSeries Payback for Server Consolidation

Will IBM Marry Off WebFacing to HATS?

Shaking IT Up: Just When You Thought It Was Safe to Use Your New Software

The Linux Beacon
Linux Standard Base 3.0 Spec Unveiled

Red Hat's Sales and Revenues Up Smartly in Fiscal Q2

Big Blue Updates Entry xSeries Servers

Itanium Backers Launch Alliance to Bolster the Chip

The Windows Observer
Microsoft Gears Up for SQL Server Launch

Symantec Makes the Move to Continuous Data Protection

Itanium Backers Launch Alliance to Bolster the Chip

Dell Starts Peddling Dual-Core Paxville Xeon DPs in PowerEdges


Copyright © 1996-2008 Guild Companies, Inc. All Rights Reserved.
Guild Companies, Inc. (formerly Midrange Server), 50 Park Terrace East, Suite 8F, New York, NY 10034
Privacy Statement